## Low-Voltage, Low R ${ }_{\text {ON }}$, Dual DPDT Analog Switch

## DESCRIPTION

The DG2017 is a dual DPDT (double-pole/double-throw), optimized for high performance analog switching, and specifically designed to benefit portable audio applications.
One pair of double-throw switches is sub $1 \Omega$ for low impedance speaker performance while the second pair of double-throw switches is suitable for microphone applications.
With the DPDT configuration, the DG2017 provides the flexibility for stereo-single-end or differential BTL output structures with a fully integrated differential microphone switching solution.
The DG2017 is an integrated monolithic device in a QFN-16 ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) package that provides a space saving solution over the use of multiple single SPDT devices as well as providing the advantage of on-resistance flatness and matching that single SPDT devices cannot offer.
The DG2017 provides low charge injection (2 pC), fast switching time ( $t_{\text {ON }}$ and $t_{\text {OFF }}$ less than 100 ns ), excellent Off-Isolation and Crosstalk (- 70 dB at 100 kHz ). During operation, continuous current through any or all switches is rated at $\pm 200 \mathrm{~mA}$, ideal for portable audio applications.
Built on Vishay Siliconix's low voltage CMOS process, the DG2017 contains an epitaxial layer that prevents latchup. Break-before-make is guaranteed. When on, each switch conducts equally well in both directions, and block up to the power supply level when off.

## FEATURES

- Halogen-free according to IEC 61249-2-21 Definition
- Low voltage operation (2 V to 5.5 V )
- Low on-resistance at $2.7 \mathrm{~V}-\mathrm{R}_{\mathrm{ON}}$ :

$$
\begin{aligned}
& \mathrm{SW}_{1}, \mathrm{SW}_{2}-3.2 \Omega \\
& \mathrm{SW}_{3}, \mathrm{SW}_{4}-0.64 \Omega
\end{aligned}
$$



- Fast switching: $\mathrm{t}_{\mathrm{ON}}=46 \mathrm{~ns}$

$$
t_{\mathrm{OFF}}=21 \mathrm{~ns}
$$

- QFN-16 (4 mm x 4 mm ) package
- Compliant to RoHS Directive 2002/95/EC


## BENEFITS

- Space saving solution
- Low power consumption
- Guaranteed low voltage operation
- Low voltage logic compatible


## APPLICATIONS

- Cellular Phones
- Integrated Speaker Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems


## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



| TRUTH TABLE |  |  |
| :---: | :---: | :---: |
| Logic | NC1, 2, 3 and 4 | NO1, 2, 3 and 4 |
| 0 | ON | OFF |
| 1 | OFF | ON |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Temp Range | Package | Part Number |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 16 -pin QFN $(4 \times 4 \mathrm{~mm})$ | DG2017DN-T1-E4 |


| ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted) |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter |  | Limit | Unit |
| Reference V+ to GND |  | -0.3 to +6 | V |
| IN, COM, $\mathrm{NC}, \mathrm{NO}^{\text {a }}$ |  | -0.3 to (V++0.3) |  |
| Current (Any terminal except NO, NC or COM) |  | 30 | mA |
| Continuous Current (NO, NC, or COM) |  | $\pm 200$ |  |
| Peak Current (Pulsed at $1 \mathrm{~ms}, 10 \%$ |  | $\pm 300$ |  |
| Storage Temperature (D Suffix) |  | - 65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Package Solder Reflow Conditions ${ }^{\text {d }}$ | 16-pin QFN (4 mm x 4 mm) | 240 |  |
| Power Dissipation (Packages) ${ }^{\text {b }}$ | QFN-16 (4 mm x 4 mm ) | 1880 | mW |

Notes:
a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. All leads welded or soldered to PC Board.
c. Derate $23.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70{ }^{\circ} \mathrm{C}$.
d. Manual soldering with iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

| SPECIFICATIONS (V+ = 3 V ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | $\begin{gathered} \text { Test Conditions } \\ \text { Otherwise Unless Specified } \\ \mathrm{V}+=3 \mathrm{~V}, \pm 10 \%, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V} \text { or } 1.6 \mathrm{Ve} \end{gathered}$ | Temp. ${ }^{\text {a }}$ | $\begin{gathered} \text { Limits } \\ -40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  | Unit |
|  |  |  |  | Min. ${ }^{\text {b }}$ | Typ. ${ }^{\text {c }}$ | Max. ${ }^{\text {b }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{NO},}, \mathrm{~V}_{\mathrm{NC}} \\ \mathrm{~V}_{\mathrm{COM}} \end{gathered}$ |  | Full | 0 |  | V+ | V |
| DC Characteristics |  |  |  |  |  |  |  |
| On-Resistance | $\begin{gathered} \mathrm{R} \mathrm{ON} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.2 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA}$ | Room Full |  | 3.2 | 3.7 4.3 | $\Omega$ |
|  | $\begin{gathered} \mathrm{R}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.2 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=100 \mathrm{~mA}$ | Room Full |  | 0.67 | 1.1 1.2 |  |
| $\mathrm{R}_{\text {ON }}$ Flatness $^{\text {d }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.2 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA}$ | Room Full |  | 1.4 | 2 |  |
|  | $\begin{gathered} \mathrm{R}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0.2 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=100 \mathrm{~mA}$ | Room Full |  | 0.12 | 0.3 |  |
| $\mathrm{R}_{\text {ON }}$ Match ${ }^{\text {d }}$ | $\begin{gathered} \Delta \mathrm{R}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \\ \hline \end{gathered}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.2 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=10 \mathrm{~mA}$ | Room Full |  |  | 0.3 |  |
|  | $\begin{gathered} \Delta \mathrm{R}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0.2 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}, \mathrm{I}_{\mathrm{NC}}=100 \mathrm{~mA}$ | Room Full |  |  | 0.3 |  |
| Switch Off <br> Leakage Current | ${ }^{\mathrm{I}_{\mathrm{NO}}(\mathrm{off})}$ $\mathrm{I}_{\mathrm{NC} \text { (off) }}$ | $\begin{gathered} \mathrm{V}_{+}=3.3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}=0.3 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.3 \mathrm{~V} / 3 \mathrm{~V} \end{gathered}$ | Room Full | $\begin{gathered} -0.5 \\ 5 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | nA |
|  | $\mathrm{I}_{\text {Com(off) }}$ |  | Room Full | $\begin{gathered} -0.5 \\ 5 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |
| Channel-On <br> Leakage Current | $\mathrm{I}_{\text {COM(on) }}$ | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=\mathrm{V}_{\mathrm{NC}}, \mathrm{V}_{\mathrm{COM}}=0.3 \mathrm{~V} / 3 \mathrm{~V}$ | Room Full | $\begin{gathered} -0.5 \\ 5 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ |  |
| Digital Control |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\text {INH }}$ |  | Full | 1.6 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {INL }}$ |  | Full |  |  | 0.4 |  |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ |  | Full |  | 6 |  | pF |
| Input Current | $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}+$ | Full | -1 |  | 1 | $\mu \mathrm{A}$ |


| SPECIFICATIONS (V+ = 3 V) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | $\begin{gathered} \text { Test Conditions } \\ \text { Otherwise Unless Specified } \\ \mathrm{V}+=3 \mathrm{~V}, \pm 10 \%, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V} \text { or } 1.6 \mathrm{~V} \end{gathered}$ | Temp. ${ }^{\text {a }}$ | $\begin{aligned} & \text { Limits } \\ & -40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  | Unit |
|  |  |  |  | Min. ${ }^{\text {b }}$ | Typ. ${ }^{\text {c }}$ | Max. ${ }^{\text {b }}$ |  |
| Dynamic Characteristics |  |  |  |  |  |  |  |
| Turn-On Time | $\stackrel{\mathrm{t}_{\mathrm{ON}}}{\left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right)}$ | $\mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> (fig. 1, 2) | Room Full |  | 62 | $\begin{aligned} & 85 \\ & 91 \end{aligned}$ | ns |
|  | $\stackrel{\mathrm{t}_{\mathrm{ON}}}{\left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right)}$ |  | Room Full |  | 46 | 74 79 |  |
| Turn-Off Time | $\stackrel{\mathrm{t}_{\mathrm{ON}}}{\left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right)}$ |  | Room Full |  | 12 | $\begin{aligned} & 35 \\ & 36 \end{aligned}$ |  |
|  | $\stackrel{\mathrm{t}_{\mathrm{ON}}}{\left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right)}$ |  | Room Full |  | 21 | $\begin{aligned} & 46 \\ & 48 \end{aligned}$ |  |
| Break-Before-Make Time | $\left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right)$ |  | Full | 5 | 45 |  |  |
|  | $\left(\mathrm{SW}_{3}, \mathrm{t}_{\mathrm{d}}, \mathrm{SW}_{4}\right)$ |  | Full | 5 | 26 |  |  |
| Charge Injection ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{Q}_{\text {INJ }} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{GEN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=0 \Omega$ | Room |  | 2 |  | pC |
|  | $\begin{gathered} Q_{\text {INJ }} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ |  |  |  | 1 |  |  |
| Off-Isolation ${ }^{\text {d }}$ | $\begin{gathered} \text { OIRR } \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> (fig. 4) | Room |  | -68 |  | dB |
|  | $\begin{gathered} \text { OIRR } \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ |  |  |  | - 51 |  |  |
| Crosstalk ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{X}_{\text {TALK }} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ |  |  |  | -69 |  |  |
|  | $\begin{gathered} \mathrm{X}_{\text {TALK }} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ |  |  |  | - 51 |  |  |
| $\mathrm{N}_{\mathrm{O}}, \mathrm{N}_{\mathrm{C}}$ Off Capacitance ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{C}_{\text {OFF }} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}+, \mathrm{f}=1 \mathrm{MHz}$ | Room |  | 12 |  | pF |
|  | $\begin{gathered} \mathrm{C}_{\mathrm{OFF}} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ |  |  |  | 43 |  |  |
| Channel-On Capacitance ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{C}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{1}, \mathrm{SW}_{2}\right) \end{gathered}$ |  |  |  | 86 |  |  |
|  | $\begin{gathered} \mathrm{C}_{\mathrm{ON}} \\ \left(\mathrm{SW}_{3}, \mathrm{SW}_{4}\right) \end{gathered}$ |  |  |  | 283 |  |  |
| Power Supply |  |  |  |  |  |  |  |
| Power Supply Range | V+ |  |  | 2 |  | 5.5 | V |
| Power Supply Current | I+ | $\mathrm{V}_{\mathrm{OE}}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ |  |  |  | 1 | $\mu \mathrm{A}$ |

## Notes:

a. Room $=25^{\circ} \mathrm{C}$, full = as determined by the operating suffix.
b. Typical values are for design aid only, not guaranteed nor subject to production testing.
c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
d. Guarantee by design, nor subjected to production test.
e. VIN = input voltage to perform proper function.
f. Guaranteed by 5 V leakage testing, not production tested.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $\left(25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

$R_{\text {ON }}$ vs. $V_{\text {COM }}$ and Single Supply Voltage


RoN $_{\text {ON }}$ vs. Analog Voltage and Temperature


Supply Current vs. Temperature

$R_{\text {ON }}$ vs. $\mathbf{V}_{\text {COM }}$ and Single Supply Voltage


RoN $_{\text {Os. }}$ Analog Voltage and Temperature


Supply Current vs. Input Switching Frequency

TYPICAL CHARACTERISTICS ( $25^{\circ} \mathrm{C}$, unless otherwise noted)


Leakage Current vs. Temperature


Switching Time vs. Temperature


Insertion Loss, Off-Isolation Crosstalk vs. Frequency


Leakage vs. Analog Voltage


Switching Time vs. Temperature


Insertion Loss, Off-Isolation, Crosstalk vs. Frequency

TYPICAL CHARACTERISTICS $\left(25^{\circ} \mathrm{C}\right.$, unless otherwise noted)


Switching Threshold vs. Supply Voltage

## TEST CIRCUITS



Charge Injection vs. Analog Voltage

$C_{L}$ (includes fixture and stray capacitance)

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{COM}}\left(\frac{\mathrm{R}_{\mathrm{L}}}{R_{\mathrm{L}}+\mathrm{R}_{\mathrm{ON}}}\right)
$$

Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time


Figure 2. Break-Before-Make Interval

## TEST CIRCUITS




IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection


Figure 4. Off-Isolation


Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?72228.

## QFN-16 (4 $\times 4 \mathrm{~mm})$

JEDEC Part Number: MO-220


## Vishay Siliconix

## QFN-16 (4 $\times 4 \mathrm{~mm}$ )

## JEDEC Part Number: MO-220

| Dim | MILLIMETERS* |  |  | INCHES |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Nom | Max | Min | Nom | Max |  |
| A | 0.80 | 0.90 | 1.00 | 0.0315 | 0.0354 | 0.0394 |  |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.0008 | 0.0020 |  |
| A3 | - | 0.20 Ref | - | - | 0.0079 | - |  |
| AA | - | 0.345 | - | - | 0.0136 | - |  |
| aaa | - | 0.25 | - | - | 0.0098 | - |  |
| BB | - | 0.345 | - | - | 0.0136 | - |  |
| b | 0.23 | 0.30 | 0.38 | 0.0091 | 0.0118 | 0.0150 | 5 |
| bbb | - | 0.10 | - | - | 0.0039 | - |  |
| CC | - | 0.18 | - | - | 0.0071 | - |  |
| ccc | - | 0.10 | - | - | 0.0039 | - |  |
| D | 4.00 BSC |  |  | 0.1575 BSC |  |  |  |
| D2 | 2.00 | 2.15 | 2.25 | 0.0787 | 0.0846 | 0.0886 |  |
| DD | - | 0.18 | - | - | 0.0071 | - |  |
| E | 4.00 BSC |  |  | 0.1575 BSC |  |  |  |
| E2 | 2.00 | 2.15 | 2.25 | 0.0787 | 0.0846 | 0.0886 |  |
| e | 0.65 BSC |  |  | 0.0256 BSC |  |  |  |
| L | 0.45 | 0.55 | 0.65 | 0.0177 | 0.0217 | 0.0256 |  |
| N | 16 |  |  | 16 |  |  | 3, 7 |
| ND | - | 4 | - | - | 4 | - | 6 |
| NE | - | 4 | - | - | 4 | - | 6 |
| $r$ | $\mathrm{b}(\mathrm{min}) / 2$ | - | - | $\mathrm{b}(\mathrm{min}) / 2$ | - | - |  |

* Use millimeters as the primary measurement.

$$
\begin{array}{|l}
\hline \text { ECN: S-21437—Rev. A, 19-Aug-02 } \\
\text { DWG: } 5890 \\
\hline
\end{array}
$$

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. All angels are in degrees.
3. $N$ is the total number of terminals.


The terminal \#1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal \#1 identifier are optional, but must be located within the zone indicated. The terminal \#1 identifier may be either a molded or marked feature. The $X$ and $Y$ dimension will vary according to lead counts.


Dimension b applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip.
ND and NE refer to the number of terminals on the D and E side respectively


Depopulation is possible in a symmetrical fashion.
Variation HHD is shown for illustration only.
Coplanarity applies to the exposed heat sink slug as well as the terminals.

## RECOMMENDED MINIMUM PADS FOR QFN-16 (4 x 4 MM BODY)



|  | Inches | Millimeters |
| :---: | :---: | :---: |
| C1 | 0.142 | 3.60 |
| C2 | 0.142 | 3.60 |
| E | 0.026 | 0.65 |
| X1 | 0.014 | 0.35 |
| X2 | 0.089 | 2.25 |
| Y1 | 0.037 | 0.95 |
| Y2 | 0.089 | 2.25 |

Note:
QFN-16 (4 x 4) has an exposed center pad that must not come into contact with any metalized structure on the PCB. This area is considered a Keep Out Zone.

## Disclaimer

## ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

